xilinx FPGA楂橀€熸帴鍙�
-
瑾茬▼鐩
鏈煿瑷撹绋嬩富瑕佷粙绱笹TP&PCIE闁嬬櫦(f膩)鐠�(hu谩n)澧冪殑瑷▓娴佺▼锛屽寘鎷浣曟湁鏁堝埄鐢ㄦ澘鍗″拰閰嶅鐨勪笂浣嶆杌熶欢蹇€熺殑寤虹珛宸ョ▼銆傚彟澶栵紝瑾茬▼涔熶互瀵﹂殯宸ョ▼鐐轰緥锛屽湪纭欢骞宠嚭涓婇亱琛岀殑瀹屾暣瑷▓娴佺▼锛屽苟閰嶆湁鐩告噳鐨勫弮鑰冭ō瑷堝拰妗堜緥婕旂ず銆�
-
甯硣鍦橀殜
-
鑿竻鍓�(chu脿ng)瀹紒妤�(y猫)鍏ц〒璎涘斧锛屽潎鏄締鑷悇鍊嬮牁鍩熺殑璩囨繁灏堝锛屽潎鎿佹湁6骞翠互涓婂ぇ鍨嬮爡鐩稉椹椼€�
-
鍩归(y菐ng)灏嶈薄
瀛稿摗瀛哥繏鏈绋嬫噳鍏峰倷涓嬪垪鍩虹鐭ヨ瓨锛�
鈶犱簡瑙PGA楂橀€熸帴鍙f灦妲�
鈶′簡瑙erilog 绶ㄧ▼锛� -
鍩硅〒鏂瑰紡
绗竴绋細璎涘斧闈㈡巿
瑾叉檪锛氬叡4澶╋紝涓€澶�6瀛告檪锛岀附瑷�24瀛告檪
鈼嗚不鐢細3200鍏�
鈼嗗鍦板鍝★細浠g悊瀹夋帓椋熷锛堥渶鎻愬墠闋愬畾锛�
绗簩绋細绶氫笂鐩存挱鎺堣
鐩存挱瑾叉檪锛氬叡8澶╋紝姣忓ぉ3瀛告檪锛岀附瑷�24瀛告檪锛�
杓斿皫锛氭巿瑾叉湡闁擄紝杓斿皫鑰佸斧姣忓ぉ鏈�1灏忔檪鐨勮紨灏庣洿鎾�
鈼嗚不鐢細3200鍏�
绗笁绋細浼佹キ(y猫)瑷傚埗鍩硅〒
瑾叉檪锛氭牴鎿氳▊鍒剁殑澶х侗纰哄畾瑾叉檪
璨荤敤锛氭牴鎿氳绋嬮洠搴︼紝姣忚鏅�1500~3000鍏�
-
-
璩噺淇濊瓑
1銆佸煿瑷撻亷绋嬩腑锛屽鏈夐儴鍒嗗収瀹圭悊瑙d笉閫忔垨娑堝寲涓嶅ソ锛屽彲鍏嶈不鍦ㄤ笅鏈熷煿瑷撶彮涓噸鑱斤紱
2銆佸煿瑷撶祼鏉熷悗鍏嶈不鎻愪緵涓€鍊嬫湀鐨勬妧琛撴敮鎸侊紝鍏呭垎淇濊瓑鍩硅〒鍚庡嚭鏁堟灉锛�
3銆佸煿瑷撳悎鏍煎鍝″彲浜彈鍏嶈不鎺ㄨ枽灏辨キ(y猫)姗熸渻銆�
-
瑾茬▼澶х侗
瑾茬▼澶х侗
绗竴澶╃悊璜栧収瀹�:
1. 瑷堢畻姗熼珨绯荤祼妲嬩腑PCIE鐨勬噳鐢ㄦ灦妲嬶紱
2. PCIE鐨勫伐浣滃師鐞嗗拰鍗�(xi茅)璀版杩帮紱
3. PCIE閺堣矾瑭宠В锛�
4. PCIE鍗�(xi茅)璀板熀鏈ā鍨嬶紝5鍊嬪熀鏈堡鐨勮┏瑙o紱
5. PCIE涓殑SerDes楂橀€熶覆琛屾帴鍙o紱
绗竴澶╃殑瀵﹂鍏у:(瀛稿摗涓婃墜鎿嶄綔骞堕潪婕旂ず)
Lab1锛�PCIe IP鏍哥殑瀹氬埗鑸囦娇鐢�
1. 璎涜ВPCIe IP鏍稿畾鍒剁殑鍙冩暩鍙婁娇鐢ㄦ柟娉�,鑷畾缇╁揩閫熷皝瑁濋爞灞ゆ枃浠�
2. 瑷▓缍滃悎瀵︾従骞剁敓鎴愪笅杓夋枃浠�
3. 绋嬪簭涓嬭級鑷崇洰妯欒│椹楁澘
4. 鎿嶄綔绯荤当(t菕ng)鏌ョ湅PCIe瑷倷
绗簩澶╃悊璜栧収瀹�:
1. PCIE 鎳夌敤灞ゅ拰浜嬬墿鍌宠几灞よ┏瑙o紱
2. 鎷嗗垎TLP鍖呯殑verilog 閭忚集瀵︾従璎涜В锛�
3. 鍌崇当(t菕ng)涓柗鍜�MSI瑭宠В锛�
5. 閷鍫辨枃铏曠悊锛�
绗簩澶╁椹楀収瀹癸細
Lab2锛�PCIe IP鏍哥殑浠跨湡
1. 浠跨湡鐠�(hu谩n)澧冩惌寤猴紙Vivado锛�
2. Testbench浣跨敤鏂规硶浠嬬垂
3. TCL鑵虫湰绠$悊浠跨湡娴佺▼
4. 閫氶亷閭忚集鍒嗘瀽鍎€鎶撳彇鏁告摎灏庡叆Modelsim閫茶TLP鍖呭垎鏋�
绗笁澶╃悊璜栧収瀹�:
1. PCIE鐨�C鍑芥暩搴帴鍙�API璎涜В锛�(閬╃敤浜�Linux/windows)
2. PCIE鐨� Matlab鍑芥暩鎺ュ彛璎涜В锛�(windows)
绗笁澶╁椹楀収瀹�:
Lab4锛氬熀浜�PCIe纭牳DMA鍌宠几
1锛�IP Integrator涓嬫寤�DMA鎳夌敤
2锛庣祼鍚堟搷浣滅郴绲�(t菕ng)瑾胯│DMA锛屽埄鐢ㄩ﹨鍕�API绶ㄥ椹呭嫊绋嬪簭
3锛庢脯瑭�DMA鍌宠几閫熷害
Lab5: 鍩轰簬Zynq7000绯诲垪鑺墖鐨�AXI DMA
1锛庡皝瑁�AXI DMA 璁€瀵帴鍙�
2锛庢脯瑭�DMA 鎿嶄綔
3锛� PCIE DMA鑱�(li谩n)鍚�AXI DMA鍗�(xi茅)鍚岄€氫俊瑷▓
绗洓澶╃悊璜栧収瀹癸細
1. Petalinux 宸ュ叿楂旂郴绲愭锛�
2. 甯舵湁宓屽叆寮忔搷浣滅郴绲�(t菕ng)鐨�Xilinx PCIE绔皪绔柟妗堣┏瑙o紱
绗洓澶╁椹楀収瀹�:
Lab6: 鍩轰簬Zynq Petalinux 鎿嶄綔绯荤当(t菕ng)闁嬬櫦(f膩)
1. 绶ㄨ PetaLinux 鎿嶄綔绯荤当(t菕ng)
2. 娣诲姞瑷倷妯圭煭榛�
3. 浣跨敤API绶ㄥAPP瀹屾垚PCIE绔粸鐨勬暩鎿氫氦浜�
Lab7 鑱�(li谩n)鍚�HDMI椹呭嫊鍜�PCIE绔粸瀹屾垚瑕栭牷鍌宠几椤ずdemo瑷▓
瑾茬▼鏅傞枔 7鍊嬪椹楀垎閰嶅湪4澶╄绋嬪収瀹屾垚
- 璐�